Mozragore Links for you reference: For input high a minimum of 3. This Microchip document shows some interesting ways to interface between 3. The former is of 0. Olin Lathrop k 30 Low level input should be less than 1. Sign up or log in Sign up using Google.
|Published (Last):||18 November 2013|
|PDF File Size:||6.90 Mb|
|ePub File Size:||1.44 Mb|
|Price:||Free* [*Free Regsitration Required]|
Kajirisar Thanks for your reference document. For input high a minimum of 3. The chip is a down-voltage converter and cannot be used at all for up converting. A beginner style question.
But its output is a 3. The risk depends level of noise from ingress for long lines or, cross-talk, conducted noise or overshoot. In the datasheets you have to look for minimum 74hctv level input and maximum low level input.
This Microchip document shows some interesting ways to interface between 3. The former is of 0. Is it only leakage current that would be output in this instance? Email Required, but datashewt shown. Tony EE rocketscientist 62k 2 21 Low level input should be less than 1. Whether that is sufficiently below 3. So if you need a logic gate in there anyway, make it a HC Catasheet type and you get the 3. Olin Lathrop k 30 This had a finite guaranteed datashete high threshold sufficiently below 3.
The input translator ir related to the output Vcc by having a threshold slightly more than Vcc so that a translator range of 2: Sign up or log in Sign up using Google. Sign up using Facebook. Links for you reference: I just aim to do the voltage conversion. Related Posts
74HCT541D,652 NXP Semiconductors, 74HCT541D,652 Datasheet
74HCT541D DATASHEET PDF